

351024
10/028766
12/28/01

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10028766	12/28/2001	257		2811	A. J. K.

**APPLICANTS: Shimizu Satoshi; Oda Hidekazu;

**CONTINUING DATA VERIFIED:

THIS APPLICATION IS A DIV OF 08/874,410 06/13/1997

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:

JAPAN 9-21531 02/04/1997

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☐ yes ☐ no

35 USC 119 conditions met ☐ yes ☐ no

Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

216780US-2 DIV

TITLE : Mis transistor and method of fabricating the same

U.S. DEPT. OF COMM./PAT. & TM-PTO-435L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for 0.6
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drawg.	Figs. Drawg. Print Fig.
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner	
PREPARED FOR ISSUE			
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)